We present a novel multiple-threshold circuit using resonant-tunneling diodes (RTDs) 
Introduction
Resonant-tunneling diodes (RTDs) connected in series exhibit a multiple-peak structure in their current-voltage characteristics. This provides a unique opportunity to design multiple-valued logic (MVL) circuits with simple circuit configuration [1 -4] . We have developed such RTD-based MVL circuits, which we call monostable-tomultistable transition logic (MML) [5, 6] . As the circuit evolves from a monostable state to a multistable state, various logic operations are obtained. Because of superior dynamic properties of devices used in the implementation, i. e., InGaAs-based RTDs [7] and heterojunction fieldeffect transistors (HFETs), MML circuits operate at a frequency as high as 10 GHz [8, 9] . An experimental 2-bit 5-GS/s analog-to-digital converter (ADC) is also demonstrated by using the MML gate as a front-end quantizer [10] . Such a GHz-range MVL gate is expected to be a key circuit block in a future multi-band, multimode wireless communications systems, where digital signal processing technique is introduced not only in the baseband region but also in the intermediate and radio frequency (IF and RF) domains [11] .
In this paper, we propose a novel MML circuit that considerably extends the capability of implementing logic functions, while keeping the operation speed in a GHz range. The gate operation is obtained by detecting a switching sequence in series-connected RTDs that arises as the applied voltage increases. This is in contrast to the previous MML gate, where only the final state after the switching sequence was used in the circuit operation. Since there are several switching sequences that result in the same final state, the present gate can provide more logic functions than the previous ones by distinguishing one sequence from others. In particular, we can increase the number of threshold voltages by more than a factor of two. If this gate is used as a quantizer of flash analog-todigital converters (ADCs), the number of comparators can be much reduced, which would be a great advantage over conventional ultrahigh-speed ADCs.
In Section 2, the operation principle of a present MML gate is described in comparison with a conventional one. Then the circuit configuration is presented. In Section 3, 10-GHz SPICE simulation results are demonstrated. Finally, a 4-bit flash analog-to-digital converter is discussed as a possible application in Section 4.
Switching Sequence Detection
In this section, we will briefly review a previous MML circuit. Next, we will describe operation principle and configuration of the present circuit. Finally, the number of threshold voltages will be compared with that in the conventional scheme.
Previous MML circuit [5, 6]
A previous MML circuit consisted of series-connected RTDs and a heterojunction FET (HFET), as shown in Fig.  1(a) . The gate operation resulted from the sequential switching of RTDs at the rising edge of the clocked voltage applied to the CK terminal. The high level of the clock was adjusted so that two RTDs out of the four, A, B, X and Y, switched from the low-resistive on-state to the high-resistive off-state. Under this condition, there are three final states that can be represented by a pair of switched-off RTDs. Those are (X, Y), (B, Y) and (A, B), if the peak current of the RTDs is designed as shown in Fig.  1(b) . Here, we included the HFET drain current as a part of the peak currents of X and Y. These "effective" peak currents increase as the input voltage increases, though the actual peak currents of X and Y are constant as those of A and B.
As we increase the voltage applied to the CK terminal in Fig. 1(a) , the RTD with the smallest peak current switches first, followed by the RTD with the second smallest peak current, and so forth. This results in the RTD sequential switching that is of particular interest here. If the input voltage V in is in region (i) in Fig. 1(b) , Y switches first followed by X, and the final state is (X, Y). Since the RTD voltage increases when it switches from the on-to off-state, the output corresponding to (X, Y) is the highest. Similarly, the final state is (B, Y) if the input is in (ii), and it is (A, B) if the input is in (iii). This results in the ternary complement output, which decreases from the highest through the middle to the lowest as shown in 
Present MML circuit
In the previous MML circuits, the two threshold voltages, V 10 and V 20 , were obtained as two intersections in the peak current diagram ( Fig. 1(b) ). There are two other intersections that are left unused. If we can use these for implementing logic functions, we can double the number of thresholds from two to four. Fig. 2 (a) shows these two points by open circles, as well as four threshold voltages, V 1 , V 2 , V 3 and V 4 . As presented below, we have accomplished a new mechanism to make use of these four threshold voltages.
The switching sequence in series-connected RTDs is dominated by the peak current, I p , as mentioned above. At an intersection in the I p -V in diagram, the relation between two peak currents changes, so does the switching sequence. For example, when V in = V 1 , the relation between the peak currents of X and B changes. For V in < V 1 (region (i) in Fig. 2(a) ), the peak current of X, I p (X), is smaller than I p (B), while I p (B) < I p (X) for V in > V 1 (region (ii)). In region (i), therefore, X switches earlier than B, while in region (ii), B switches earlier than X. The RTD switching sequences for the whole input voltage ranges can be determined in this manner, and are shown in Fig.  2(b) . By distinguishing a switching sequence from others, 
therefore, we can obtain the gate operation with the four threshold voltages of V 1 , V 2 , V 3 and V 4 , instead of two, V 10 and V 20 , in the previous circuit. We can identify whether or not an RTD switches by measuring the voltage difference between the RTD terminals, because the voltage difference increases abruptly when the RTD switches. Therefore, we have to measure the RTD voltages, and compare them with each other to detect the switching sequence. By using differential amplifiers, we have built a new MML gate that recognizes the switching sequence (Fig. 3) . If RTD B switches off at t 1 and RTD Y follows at t 2 (> t 1 ), the differential output b-y is a positive pulse. A simple latch consisting of an HFET with an RTD load is used to hold the comparison result. As shown in Fig. 4, a . In this manner, even though the final circuit states are the same (all RTDs switch off), we can distinguish one particular path from others by measuring the latch outputs. Figure 5 describes a complete MML circuit. Each RTD is followed by a differential amplifier to detect whether or not the RTD switches, and the outputs are fed into the second differential amplifiers that compare the output voltages from two RTDs. If the RTD, which is connected to the positive input terminal of the second amplifier, switches earlier (later) than the RTD connected to the negative terminal, the output of the second amplifier is a positive (negative) pulse. Four RTD/HFET latches following the second amplifiers thus hold the comparison result. The output waveforms corresponding to each region from (i) to (v) are shown in Fig. 5(b) . It should be noted that the complementary signal is also available from the differential amplifiers. We will use the complementary By using the new scheme described above, we can increase the number of threshold voltages while keeping the number of RTDs unchanged. Table I compares the number of thresholds for the present and previous MML gates. A present gate, consisting of 2N RTDs connected in series, has N 2 threshold voltages, while a previous one has N thresholds. More thresholds can be obtained if we adopt the circuit configuration shown in Fig. 6(a) . Here, two additional HFETs are attached to obtain different slopes in the peak-current diagram shown in Fig. 6(b) . The number of the intersections between the four lines was maximized, so does the number of threshold voltages as shown in Table I .
Simulation Results
In this section, we will describe SPICE simulation results indicating a possible gate operation at a clock frequency of 10 GHz.
The differential amplifier for detecting the switching sequence was designed with a source-coupled pair as shown in Fig. 7 . The SPICE simulation was performed for the circuit depicted in Fig. 3 to examine the logic operation as well as to estimate the operation speed. Figure 8 shows the results for two input voltages: V in = -0.12 V (a) and 0.3 V (b). The former corresponds to the switching sequence of Y → B, which means Y switches first followed by B, while the latter corresponds to B → Y. At 0 ps, the clock voltage supplied to the CK terminal in Fig. 3(a) was zero. It started to increase linearly at 20 ps, reached to 5.5 V at 70 ps, and stayed at this value until 120 ps. The voltage was measured from the GND terminal. The value of 5.5 V was chosen because this was large enough for all the RTDs to switch off at this voltage. The upper graphs in Fig. 8 show the outputs of the first differential amplifiers in Fig. 3(a) , which reflect the difference in the switching times of B and Y. The middle graphs in Fig. 8 show the outputs of the second amplifier. A negative pulse in (a) and a positive pulse in (b) agree well with expected ones shown in Fig. 3(b) .
The two graphs at the bottom depict the output signals from the RTD/HFET latch, which corresponds to "r" in Fig. 5(a) . We optimized the area of the RTD used in the latch so that the latch worked properly for negative and positive pulses. The simulation results agree well with the designed behavior, again, i. e., for a negative pulse the latched value was high, while for a positive one it was low. The output signals from the latch were almost settled to the final values at 70 ps. It should be noted that the clock started rising at 20 ps in Fig. 8 and that the rise time was 50 ps. The result indicates, therefore, that the present gate can operate at frequencies as high as 10 GHz. By adding OR/NOR gates to the latch outputs, we can synthesize any one-variable function. We used a source-coupled FET logic (SCFL) OR/NOR gate as shown in Fig. 9 . As a simple example, we implemented a literal function by taking AND of p (the complement of p) and r (for p and r, see Fig. 5 ). To use the OR/NOR gate as an AND gate, the negative logic convention was adopted. Simulation results are shown in Fig. 10 . The circuit included eight RTDs (four connected in series and four used in the latch) and 95 HFETs. In the graph on the top in Fig. 10(a) , the output signals from the latches are plotted. p1 and r1 are the latch outputs for V in = -0.12 V, while p2 and r2 are for V in = 0.3 V. For p1 and p2 , the latch input was connected to the complement terminal of the second differential amplifier in Fig 5(a) . r1 p1⋅ and r2 p2 ⋅ were settled immediately after the change in the latch output. Figure 10 
Application to ADC
By combining literal outputs of various threshold voltages, we can obtain a flash analog-to-digital converter (ADC). In this section, we will briefly discuss a 4-bit flash ADC, which employs the present MML gate as a quantizer.
The block diagram of a 4-bit flash ADC using the present MML gates is shown in Fig. 11 . The emitter sizes of RTDs in the MML gates were varied from 8 µm 2 to 18 µm 2 . These sizes were adjusted so that the 16 threshold voltages were uniformly distributed by one leastsignificant-bit interval (50 mV) within the full scale of the input signal (-0.3 V to 0.3V). Four MML gates are adequate, because it provides four thresholds per gate. The total number of devices in the ADC, including RTDs, HFETs, diodes and resistors, was 503. The power dissipation was estimated to be 7.9 W, which comprised 5.5 W of the RTD quantizer part and 2.4 W of the encoder circuit. The relatively large quantizer contribution can be reduced by adjusting the current-voltage characteristics of RTDs, in particular the peak voltage V P . In this simulation, we assumed V P = 0.3 V, which was based on the experimental results. By decreasing V P , we can employ smaller V CK , which would reduce the power dissipation. Although the present ADC needs more devices than the previous RTD-based ADC [11] , it should be noted that the numbers of quantizer RTDs and HFETs (M1 through M4 in Fig. 11 ) were reduced to 16 and four, respectively. If we construct such an ADC by using the previous 4-RTD MML gate, 32 RTDs and eight HFETs are necessary, because each gate provides only two threshold voltages, instead of four in the present gate (compare Fig. 1 with Fig. 2 ). This is achieved at a cost of additional circuits following them, such as differential amplifiers. Since the analog front-end block of ultrahigh-speed ADCs dominates its performance, the compact quantizer should be a big advantage. This relaxes the process margin of RTDs and HFETs. In addition, this reduces input capacitance of the ADC considerably, which alleviates the driving capability of a GHz-range pre-amplifier. Hence, it is concluded that the ADC presented here is suitable for ultrahigh-speed operation above a few GHz.
Conclusion
Based on a new scheme of detecting the RTD switching sequence, we presented a multiple-threshold logic circuit. This enabled us to increase the number of threshold voltages by more than a factor of two compared with previous RTD-based MVL circuits. SPICE simulation indicated that the circuit operated at a clock frequency as high as 10 GHz. A 4-bit flash analog-todigital converter, being suitable for a-few-GS/s operations, was also discussed. 
